**FIG. 1**





FIG. 2







FIGURE 4

FIGURE 5 IEEE 280



to memory system $\overline{E_{02220} = T_E EEE \times E30}$ to working registers




Fig. 6a)

Fig. 6b)

Fig. 6c)

08/733831




fig. i

PI	dc	ecnt	cidov1	bptr	cins	hins	apb ready	logical iterations			memory data		
								0	1	2	3	4	5
1	4	1	0	1	0	1	0	0	0	0	0	0	0
2	3	1	1	5	0	1	0	0	0	0	0	0	0
3	2	1	2	9	1	1	1	1	1	1	1	1	1
4	1	1	2	10	2	2	2	2	1	1	1	1	1
5	0	1	2	17	9	1	1	1	1	1	1	1	1
6	0	0	3	20	9	2	1	0	1	1	1	1	1
7	0	0	2	20	10	2	2	2	1	1	1	1	1
8	0	0	1	20	17	1	1	1	1	1	1	1	1
				20	18	2	2	2	1	1	1	1	1
				20	19	3	3	3	1	1	1	1	1
				20	16	0	0	0	1	1	1	1	1
				20	15	3	3	3	1	1	1	1	1
				20	11	3	3	3	1	1	1	1	1
				20	9	0	1	0	1	1	1	1	1
				19	9	3	1	0	1	1	1	1	1
				18	9	2	1	0	1	1	1	1	1
				17	9	1	1	0	1	1	1	1	1
				13	5	1	1	0	1	1	1	1	1
				12	4	0	0	1	1	1	1	1	1
				11	3	3	3	1	1	1	1	1	1
				10	2	2	2	1	1	1	1	1	1
				9	1	1	1	0	1	1	1	1	1
				8	0	0	0	1	1	1	1	1	1
				7	0	0	0	0	1	1	1	1	1
				6	0	0	0	0	0	1	1	1	1
				5	0	0	0	0	0	1	1	1	1
				4	1	1	1	0	0	1	1	1	1
				3	2	1	2	0	0	1	1	1	1
				2	1	2	1	0	0	1	1	1	1
				1	4	1	1	0	0	1	1	1	1
				0	0	0	0	0	0	1	1	1	1

FIG. 8